

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## HEF4073B

### gates

### Triple 3-input AND gate

Product specification  
File under Integrated Circuits, IC04



January 1995

# Triple 3-input AND gate


# HEF4073B gates

### DESCRIPTION

The HEF4073B provides the positive triple 3-input AND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.



- HEF4073BP(N): 14-lead DIL; plastic (SOT27-1)
- HEF4073BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
- HEF4073BT(D): 14-lead SO; plastic (SOT108-1)
- ( ): Package Designator North America



### FAMILY DATA, I<sub>DD</sub> LIMITS category GATES

See Family Specifications

## Triple 3-input AND gate

HEF4073B  
gates**AC CHARACTERISTICS** $V_{SS} = 0$  V;  $T_{amb} = 25$  °C;  $C_L = 50$  pF; input transition times  $\leq 20$  ns

|  | $V_{DD}$<br>V | SYMBOL    | TYP.      | MAX. |     | TYPICAL EXTRAPOLATION<br>FORMULA |                            |
|--|---------------|-----------|-----------|------|-----|----------------------------------|----------------------------|
| Propagation delays<br>$I_n \rightarrow O_n$<br>HIGH to LOW | 5             | $t_{PHL}$ | 55        | 110  | ns  | 23 ns + (0,55 ns/pF) $C_L$       |                            |
|  | 10            |           | 25        | 50   | ns  | 14 ns + (0,23 ns/pF) $C_L$       |                            |
|  | 15            |           | 20        | 40   | ns  | 12 ns + (0,16 ns/pF) $C_L$       |                            |
|  | LOW to HIGH   | 5         | $t_{PLH}$ | 45   | 90  | ns                               | 13 ns + (0,55 ns/pF) $C_L$ |
|  |               | 10        |           | 20   | 40  | ns                               | 9 ns + (0,23 ns/pF) $C_L$  |
|  |               | 15        |           | 15   | 30  | ns                               | 7 ns + (0,16 ns/pF) $C_L$  |
| Output transition times<br>HIGH to LOW                     | 5             | $t_{THL}$ | 60        | 120  | ns  | 10 ns + (1,0 ns/pF) $C_L$        |                            |
|  | 10            |           | 30        | 60   | ns  | 9 ns + (0,42 ns/pF) $C_L$        |                            |
|  | 15            |           | 20        | 40   | ns  | 6 ns + (0,28 ns/pF) $C_L$        |                            |
|  | LOW to HIGH   | 5         | $t_{TLH}$ | 60   | 120 | ns                               | 10 ns + (1,0 ns/pF) $C_L$  |
|  |               | 10        |           | 30   | 60  | ns                               | 9 ns + (0,42 ns/pF) $C_L$  |
|  |               | 15        |           | 20   | 40  | ns                               | 6 ns + (0,28 ns/pF) $C_L$  |

|   | $V_{DD}$<br>V | TYPICAL FORMULA FOR P ( $\mu$ W)            |   |
|---|---------------|---|---|
| Dynamic power<br>dissipation per<br>package (P) | 5             | $600 f_i + \sum (f_o C_L) \times V_{DD}^2$  | where<br>$f_i$ = input freq. (MHz)<br>$f_o$ = output freq. (MHz)<br>$C_L$ = load capacitance (pF)<br>$\sum (f_o C_L)$ = sum of outputs<br>$V_{DD}$ = supply voltage (V) |
|   | 10            | $2700 f_i + \sum (f_o C_L) \times V_{DD}^2$ |   |
|   | 15            | $8400 f_i + \sum (f_o C_L) \times V_{DD}^2$ |   |